United Business Media EE Times




Search

HOMELATEST NEWSSEMICONDUCTORSMOST POPULARMARKET INTELLIGENCE UNITFORUMSDESIGNNEW PRODUCTSCAREERSBLOGSCONTACTEVENTSSIGN UP!RSS

 

Applied paves way for 'nano-chip' era with new tools for 100-nm node and below








Silicon Strategies


SAN FRANCISCO -- During the Semicon West trade show here today, Applied Materials Inc. announced a slew of products, including the first in a family of tools that will pave the way into what it calls the "nano-chip" era.

The new products from Applied will enable the development of advanced chips with design rules of 100-nm (0.10-micron) and below. Among the first products for the "nano-chip" era includes new process module technologies and an atomic layer deposition (ATD) chamber for its chemical vapor deposition (CVD) equipment.

The new products "will significantly advance the future of chipmaking," said James C. Morgan, chairman and chief executive of Applied Materials of Santa Clara, Calif.

At Semicon, the company expanded upon its "process module" strategy. The "process module" approach segments the semiconductor manufacturing process into separate "building blocks." Each of these "blocks" consists of several individual systems that work together as a single unit.

At present, Applied is offering "process module" at the 130-nm node and above. Now, it will develop modules that will enable the development of next-generation devices at the 100-nm node and below.

These new modules, to be rolled out over time, will include products for building copper wiring structures, low (kappa) deposition/etch, gate structures, ultra-shallow junctions, shallow trench isolation structures, pre-metal dielectric layers and interlayer dielectric layers.

Another product that will pave the way into the "nano-chip" era is ALD. At Semicon, Applied introduce its first ALD chamber for its CVD systems, which is used to deposit thin, conformal high-purity films on the wafer.

The proprietary ALD chamber can deposit a wide range of film types--such as both metal and dielectric technologies--at the 100-nm node. Applied's first applications of the ALD technology include an ALD tungsten nucleation layer for advanced contact applications, and an ALD titanium nitride (TiN) film than can be used either as a liner or as an electrode on tantalum pentoxide-based capacitors.

Applied also rolled out a slew of other products and technologies. Among the key products include the following announcements:

*Etec Systems Inc., a subsidiary of Applied, announced the ALTA 4000, a cost-effective mask writing tool for 130-nm mask production. The ALTA 4000 features new 257-nm deep-ultraviolet technology bassed on Etec's multi-beam raster scanned laser architecture.

*Applied claims to revolutionized etch technology by rolling out the industry's first patterning system. Dubbed Transforma, the product combines its Silicon Etch DPS II system and its optical CD (critical dimension) metrology tool.

*The company rolled out the industry's first tungsten deposition system for 300-mm wafer processing. Dubbed Sprint Plus, the system is designed for the 100-nm node.











  Free Subscription to EE Times
First Name Last Name
Company Name Title
Email address
  Click here for your Free Subscription to EETimes Europe
 
CAREER CENTER
Ready for a change?
SEARCH JOBS
SPONSOR

RECENT JOB POSTINGS
CAREER NEWS
10 Search Engines You Don't Know About
Go beyond Google and get vertical. These specialized search sites will help you find the business information you need -- fast.

For more great jobs, career related news, features and services, please visit EETimes' Career Center.



All White Papers »   


  Around Silicon Strategies

Challenges for 22-nm node: A team of expert analysts from Semiconductor Insights--Xu Chang, Vu Ho, Ramesh Kuchibhatla and Don Scansen--came up with a list of top challenges for the 22-nm node. Here's a list of 15 challenges (and more). More...

10 fab technologies on the hot seat: There's trouble brewing in chip-making paradise. Delivery of chips at 32-nm and beyond won't be a cool breeze. EE Times has constructed the following list of 10 fab technologies that could make or break future IC scaling. More...

6 fab technologies on the bubble: It isn't going to be a slam-dunk to deliver chips at 32-nm and beyond. See our story about 10 fab technologies on the hot seat. Then read this article: 6 technologies on the bubble. More...

Top 20 chip suppliers: Six of the top 10 IC companies are expected to suffer revenue declines in 2008, with the broader industry hamstrung by a ''disastrous'' year for the memory chip segment, according to iSuppli's preliminary rankings of the top 20 chip suppliers. More...

We want change!: More calls for a change in engineering education surfaced at the recent International Electron Devices Meeting (IEDM). Change is needed to become more competitive. Also see the stream of letters on the subject. More...

Hot technologies to watch for in 2009: Every technologist, marketer, industry analyst and reporter on a hunt for the next big thing is bracing for the 2009 Consumer Electronics Show scheduled less than a month away. More...

Top 20 predictions for semis in 2009: To help sort out the confusion in the market, EE Times has released its own chip forecasts--and other predictions--for 2009. So, what will happen in analog, FPGAs, foundry, memory, MPUs and other sectors? More...

Silicon 60 version 7.0 The EE Times 60 Emerging Startups list, first published in April 2004, has been updated to version 7.0 to reflect the latest corporate, commercial, technology and market conditions. More...

 

FEATURED TOPIC



ADDITIONAL TOPICS












Home | About | Editorial Calendar | Feedback | Subscriptions | Newsletter | Media Kit | Contact | Reprints|  RSS|   Digital|  Mobile
Network Websites
International
Network Features




All materials on this site Copyright © 2009 TechInsights, a Division of United Business Media LLC All rights reserved.
Privacy Statement | Your California Privacy Rights | Terms of Service | About